

We Claim:

Subt
Bj

1. A dynamic random access memory (DRAM) comprising:
- (a) a plurality of bit storage capacitors,
 - (b) a folded bit line comprised of a complementary bit line pair for receiving charge stored on one of said capacitors, having bit line capacitance,
 - (c) a sense amplifier having a pair of sense nodes for sensing a voltage differential across said sense nodes,
 - (d) means connecting said bit line to said sense nodes for imperfectly isolating said sense nodes from the bit line whereby current can leak therethrough,
 - (e) means for enabling said sense amplifier and establishing full predetermined logic levels across said sense nodes,
 - (f) means for disabling said isolating means and thereby removing said isolation,
- whereby current passing through the sense amplifier to said sense nodes is enabled to charge said bit line capacitance through said isolating means to a predetermined logic voltage level.

- imperfect² 2. A DRAM as defined in claim 1 in which said isolating means is a pair of N-channel enhancement mode field effect transistors each having a source-drain circuit in series with a bit line of the bit line pair.

Subt
Bj

3. A DRAM as defined in claim 1 in which said means for disabling is comprised of a voltage source applied to gates of each field effect transistor having an initial voltage level which is higher than said logic voltage level and a following voltage

14

level which is equal to said logic level, and at a later time a voltage equal to the initial voltage level.

5 4. A DRAM as defined in claim 1 in which said isolating means is a pair of P-channel enhancement mode field effect transistors each having a source-drain circuit in series with a bit line of the bit line pair.

Subt B3
5 5. A DRAM as defined in claim 1 in which said means for disabling is comprised of a voltage source applied to gates of each field effect transistor having an initial voltage level which is lower than said logic voltage level and a following voltage level which is equal to said logic level, and at a later time a voltage equal to said initial voltage level.

6. A dynamic random access memory (DRAM) comprising:
5 (a) a plurality of bit storage capacitors,
(b) a folded bit line for receiving charge stored on one of said capacitors having bit line capacitance,
10 (c) a sense amplifier having a pair of sense nodes for sensing a voltage differential across said sense nodes, the sense amplifier having respective sense enable and restore enable inputs for providing full high and full low logic levels respectively to said sense nodes,
15 (d) power supply means for providing full high and full low logic level voltages,
(e) a pair of field effect transistors, one P-channel enhancement mode having its source-drain circuit connected between said restore enable input and the high logic level power supply voltage and the

20 other N-channel enhancement mode having its source-drain circuit connected between the sense enable input and the low logic level power supply voltage, and

25 (f) means for providing restore and sense signals to gates of said one and other field effect transistors respectively,

whereby restore and sense current is supplied to said sense amplifier from said power supply means rather than from said means for providing restore and sense signals.

30

G 7. A dynamic random access memory (DRAM) ^{as defined in claim 1} ~~as defined in~~ comprising a plurality of bit lines and associated sense amplifiers, the bit lines being arrayed across an integrated circuit chip and the sense amplifiers
5 being disposed in a row, a pair of low-resistance power supply conductors extending in parallel with said row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors extending across said chip accessible to
10 said sense amplifiers, means for coupling sense inputs of said sense amplifiers to said power supply conductors, and means coupling said sense amplifier enabling signal conductors to enabling inputs of said
15 (means for coupling sense inputs, for enabling passage of current resulting from said logic high level and low level voltages to said sense amplifiers.)

8. A DRAM as defined in claim 7 in which said means for coupling sense inputs of said sense amplifiers is comprised of field effect transistors having their gates connected to said sense amplifier
5 enabling signal conductors, said gates forming said enabling inputs.

16

9. A DRAM as defined in claim 8 in which the sense inputs of groups of said sense amplifiers are connected together to the same field effect transistor drain terminal.

5

10. A DRAM as defined in claim 1, further comprising:

(a) the sense amplifier having sense enable and restore enable inputs for providing full high and full low logic levels respectively to said sense nodes,

5

(b) power supply means for providing full high and full low logic level voltages,

10

(c) a pair of field effect transistors, one having its source-drain circuit connected between said restore enable input and the high logic level power supply voltage and the other having its source-drain circuit connected between the sense enable input and the low logic level power supply voltage, and

15

(d) means for providing restore and sense signals to gates of said one and other field effect transistors respectively,

20

whereby restore and sense current is supplied to said sense amplifier from said power supply means rather than from said means for providing restore and sense signals.

5

11. A DRAM as defined in claim 1, further comprising a plurality of bit lines and associated sense amplifiers, the bit lines being arrayed across an integrated circuit chip and the sense amplifiers being disposed in a row, a pair of low-resistance power supply conductors extending in parallel with said row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors extending across said chip accessible to

17

10 said sense amplifiers, means for coupling sense
inputs of said sense amplifiers to said power supply
conductors, and means coupling said sense amplifier
enabling signal conductors to enabling inputs of said
15 means for coupling sense inputs, for enabling passage
of current resulting from said logic high level and
low level voltages to said sense amplifiers.

12. A DRAM as defined in claim 3, further
comprising a plurality of bit lines and associated
sense amplifiers, the bit lines being arrayed across
an integrated circuit chip and the sense amplifiers
5 being disposed in a row, a pair of low-resistance
power supply conductors extending in parallel with
said row for carrying logic high level and logic low
level voltages, sense amplifier enabling signal
conductors extending across said chip accessible to
10 said sense amplifiers, means for coupling sense
inputs of said sense amplifiers to said power supply
conductors, and means coupling said sense amplifier
enabling signal conductors to enabling inputs of said
means for coupling sense inputs, for enabling passage
15 of current resulting from said logic high level and
low level voltages to said sense amplifiers.

13. A DRAM as defined in claim 5, further
comprising a plurality of bit lines and associated
sense amplifiers, the bit lines being arrayed across
an integrated circuit chip and the sense amplifiers
5 being disposed in a row, a pair of low-resistance
power supply conductors extending in parallel with
said row for carrying logic high level and logic low
level voltages, sense amplifier enabling signal
conductors extending across said chip accessible to
10 said sense amplifiers, means for coupling sense
inputs of said sense amplifiers to said power supply
conductors, and means coupling said sense amplifier

14

enabling signal conductors to enabling inputs of said means for coupling sense inputs, for enabling passage
15 of current resulting from said logic high level and low level voltages to said sense amplifiers.

14. A DRAM as defined in claim 11 in which said means for coupling sense inputs of said sense amplifiers is comprised of field effect transistors having their gates connected to said sense amplifier
5 enabling signal conductors, said gates forming said enabling inputs.

15. A DRAM as defined in claim 14 in which the sense inputs of groups of said sense amplifiers are connected together to the same field effect transistor drain terminal.
5

16. A method of sensing in a folded bit line type of dynamic random access memory (DRAM) having a bit storage capacitor for coupling to the bit line and a sensing amplifier having sense nodes,
5 comprising:

- (a) imperfectly isolating the sense nodes of the sensing amplifier from the bit line using an imperfect isolating means,
- (b) coupling the capacitor to the bit line,
10 thereby dumping its charge thereon,
- (c) leaking said charge through the imperfect isolating means to one of the sense nodes, thereby causing a voltage differential across said sense nodes,
- (d) sensing said differential by said sense
15 amplifier and applying full high and low logic voltage levels respectively to said sense nodes,
- (e) inhibiting isolation of said sense nodes from said bit line, whereby full logic levels are

19

20 applied to complementary bit lines of said folded bit line.

17. A method as defined in claim 16, in which the isolating means is comprised of the source-drain circuits of a pair of enhancement mode field effect transistors respectively connected between the sense
5 nodes and the complementary bit lines of the folded bit line, and said isolating step is comprised of applying an inhibiting voltage to gates of said field effect transistors, and the inhibiting isolating step is comprised of changing the inhibiting voltage to
10 the same voltage as one of said full logic voltage levels, whereby upon application of said full logic levels to said sense nodes during the sensing step, a field effect transistor having a gate voltage closest to a logic level applied to a sense node to which it
15 is connected is caused to inhibit current flow into the bit line.